



40V N-Ch Power MOSFET
Feature

- ◇ High Speed Power Switching, logic level
- ◇ Enhanced Body diode dv/dt capability
- ◇ Enhanced Avalanche Ruggedness
- ◇ 100% UIS Tested, 100% R_g Tested
- ◇ Lead Free

Application

- ◇ Synchronous Rectification in SMPS
- ◇ Hard Switching and High Speed Circuit
- ◇ Power Tools
- ◇ UPS
- ◇ Motor Control

V _{DS}	40	V
R _{DS(on),typ}	V _{GS} =10V	9.6 mΩ
R _{DS(on),typ}	V _{GS} =4.5V	14.5 mΩ
I _D		12 A

SOIC-8


Part Number	Package	Marking
HTS130N04	SOIC-8	TS130N04

Absolute Maximum Ratings at T_j=25°C (unless otherwise specified)

Parameter	Symbol	Conditions	Value	Unit
Continuous Drain Current (Silicon Limited)	I _D	T _A =25°C	12	A
		T _A =70°C	10	
Drain to Source Voltage	V _{DS}	-	40	V
Gate to Source Voltage	V _{GS}	-	±20	V
Pulsed Drain Current	I _{DM}	-	48	A
Power Dissipation	P _D	T _A =25°C	2.5	W
Operating and Storage Temperature	T _J , T _{stg}	-	-55 to 150	°C

Absolute Maximum Ratings

Parameter	Symbol	Max	Unit
Thermal Resistance Junction-Case	R _{θJC}	25	°C/W
Thermal Resistance Junction-Ambient	R _{θJA}	50	°C/W

Electrical Characteristics at $T_j=25^\circ\text{C}$ (unless otherwise specified)
Static Characteristics

Parameter	Symbol	Conditions	Value			Unit
			min	typ	max	
Drain to Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	40	-	-	V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}}=V_{\text{DS}}, I_{\text{D}}=250\mu\text{A}$	1	1.7	3	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=32\text{V}, T_j=25^\circ\text{C}$	-	-	1	μA
		$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=30\text{V}, T_j=125^\circ\text{C}$	-	-	25	
Gate to Source Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Drain to Source on Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=9\text{A}$	-	9.6	13	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=6\text{A}$	-	14.5	19	
Transconductance	g_{fs}	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=9\text{A}$	-	35	-	S

Dynamic Characteristics

Input Capacitance	C_{iss}	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=20\text{V}, f=1\text{MHz}$	-	916	-	pF
Output Capacitance	C_{oss}		-	134	-	
Reverse Transfer Capacitance	C_{rss}		-	111	-	
Total Gate Charge (10V)	$Q_g(10\text{V})$	$V_{\text{DD}}=20\text{V}, I_{\text{D}}=9\text{A}, V_{\text{GS}}=10\text{V}$	-	24	-	nC
Gate to Source Charge	Q_{gs}		-	2.6	-	
Gate to Drain (Miller) Charge	Q_{gd}		-	7.5	-	
Turn on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=20\text{V}, I_{\text{D}}=1\text{A}, V_{\text{GS}}=10\text{V}, R_{\text{G}}=6\Omega,$	-	5	-	ns
Rise time	t_r		-	10	-	
Turn off Delay Time	$t_{\text{d}(\text{off})}$		-	15	-	
Fall Time	t_f		-	15	-	

Reverse Diode Characteristics

Diode Forward Voltage	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{F}}=9\text{A}$	-		1.3	V
-----------------------	-----------------	---	---	--	-----	---







Fig 1. Typical Output Characteristics

Figure 2. On-Resistance vs. Gate-Source Voltage

Figure 3. On-Resistance vs. Drain Current and Gate Voltage

Figure 4. Normalized On-Resistance vs. Junction Temperature

Figure 5. Typical Transfer Characteristics

Figure 6. Typical Source-Drain Diode Forward Voltage


Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation









Figure 11. Normalized Maximum Transient Thermal Impedance, Junction-to-Case





SOIC-8, 8 leads



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.70	3.70	5.80	0.33		1.20	0.08	0.40	0.19	0.25	0°
Typ.					1.27						
Max.	5.10	4.10	6.20	0.51		1.62	0.28	0.83	0.26	0.50	8°